

Clock Domain Crossing Analysis

Overview


The Blue Pearl Software Visual Verification Suite provides enhanced Lint, Debug, Clock Domain Crossing (CDC) and automated SDC generation flows to accelerate ASIC, FPGA and IP RTL Verification on your choice of Linux or Windows.

The Visual Verification Suite offers the capability to analyze and debug designs for Clock Domain Crossing (CDC) issues. The Clock Domain Crossing Analysis solution comes with a complete set of CDC analyses, an Advanced Clock Environment (ACE) for solving the iterative and reactive CDC setup problem, and a comprehensive set of debugging tools.

- Reduces metastability by finding improper synchronizers or clock domain groupings
- Identifies CDC synchronization types
- Uses IP block modeling capability to reduce complexity and accommodates lack of model availability
- Provides reports and schematics to understand and debug CDC synchronization
- Easy setup by identifying clocks and FPGA clock generators

Why CDC Analysis

Today's designs routinely have millions of gates with memories, transceivers, third party IP and processor cores. They have a growing number of clocks that are asynchronous to each other. In order for data to transfer properly from one asynchronous clock domain to another, there needs to be a synchronizer to capture the data reliably and avoid metastability.




With Blue Pearl's CDC Analysis tool, designers have access to

- Analyzing CDCs from a GUI or in batch mode
- Easily run CDC analysis using different scenarios
- Easy setup with specific group checks
- Full Tcl parser to read in familiar inputs where clocks and domains have already been defined
- Identify synchronization issues between interacting clocks

Ease of setup

By using ACE to visualize clocks and asynchronous clock domain crossings before running a CDC analysis, designers can clearly see if clocks are not in the intended domains and make corrections before in-depth CDC analysis.

- Easy setup with the Visual Verification suite GUI
- Automatic Clock and reset identification
- SDC input of Domain information
- Understands FPGA clock generator blocks to propagate clocks
- Advanced clock analysis diagram



CDC Analysis types


- Missing synchronizers
- Re-converging nets
- Combinational logic in synchronizers
- Combinational logic before synchronizers

Understands FPGA clocking

Most CDC tools do not understand FPGA vendor clocking schemes. Designers thus spend enormous resources to set up their designs. Blue Pearl’s CDC has built-in intelligence such that with minimal effort, designers can

- Set up their CDC run
- Debug using the built-in cross-probing and schematic display.


Generated clocks from FPGA IP clock distribution module are in the same domain. This eases setup and minimizes false CDCs.



Easy CDC analysis for IP-based designs

In a typical flow, designers have to black box their generated or non-synthesizable IPs. The resulting CDC analysis is incomplete and does not report many CDC issues that lead to metastability in the field. With Blue Pearl’s User Grey Cell™ (UGC) methodology, CDC issues across boundary interfaces can be identified.

- Blue Pearl release contains FPGA vendor UGC models
- UGC easy to create from data book



Contact us:

www.bluepearlsoftware.com

+1(408) 961 0121

sales@bluepearlsoftware.com