



# **CDC and RDC Analysis**


#### **Overview**

The Blue Pearl Software's Visual Verification Suite offers the capability to analyze and debug designs for Clock Domain Crossing (CDC) and Reset Domain Crossing (RDC) issues. The suite comes with a complete set of CDC and RDC analyses, an Advanced Clock Environment for solving the iterative and reactive CDC setup problem, and a comprehensive set of debugging tools. Just like CDCs, the metastability induced by asynchronous RDCs cannot be modeled or exhaustively covered by digital simulation. Static analysis, up front as you design is critical.

- Reduces metastability by finding improper synchronizers or clock domain groupings
- Identifies FPGA clock generators and CDC synchronization and resets
- IP block modeling reduces complexity and accommodates lack of model availability
- Provides reports and schematics to understand and debug CDC and RDC synchronization issues


# Why CDC Analysis

Today's designs routinely have millions of gates with memories, transceivers, third party IP and processor cores. They have a growing number of clocks that are asynchronous to each other. For data to transfer properly from one asynchronous clock domain to another, there needs to be a synchronizer to capture the data reliably and avoid metastability.




## Why RDC Analysis

Reset Domain Crossing (RDC) issues are typical for designs with complex reset strategies that require more frequent reset sequences within certain regions of the design. Proper design analysis of asynchronous reset implementation requires separate analysis of assertion and deassertion conditions. The reset assertion condition can cause metastability due to a setup/hold time violation on the destination register driven by the register whose reset is asserted. The reset deassertion condition can cause metastability due to a recovery time violation on the source register when reset is deasserted.



#### **Reset Assertion**




Possible Metastability

**Reset Deassertion** 

#### **Ease of Setup for CDC Analysis**

The suite's Advanced Clock Environment (ACE) solves the iterative and reactive CDC setup problem experienced by designers. It is used before running a CDC analysis. With ACE, designers can clearly see if clocks are not in the intended domains and make corrections before in-depth CDC analysis.

- Automatic Clock and reset identification
- SDC input of domain information
- Understands FPGA clock generator blocks to propagate clocks
- · Advanced clock analysis diagram



### **CDC Analysis Types**


- Missing synchronizers
- Re-converging nets
- Combinational logic in synchronizers
- Combinational logic before synchronizers

#### **Understands FPGA clock schemes**

Most CDC tools do not understand FPGA vendor clocking schemes. Designers thus spend enormous resources to set up their designs. The suite's CDC analysis has built-in intelligence such that with minimal effort, designers can

- Set up their CDC run
- Debug using the built-in cross-probing and schematic display.

Generated clocks from FPGA IP clock distribution module are in the same domain. This eases setup and minimizes false CDCs.




### **RDC Analysis Types**

The Suite's RDC verification solution identifies asynchronous, reset assertion and deassertion that can cause critical metastability issues at reset domain crossings and glitches due to combinational resets. In addition, there are also approximately two dozen available checks that look at other aspects of reset implementation apart from assertion or deassertion analysis.

# Hierarchical CDC/RDC analysis for IP-based designs

In a typical flow, designers have to black box their generated or non-synthesizable IPs. The resulting CDC analysis is incomplete and does not report many CDC issues that lead to metastability in the field. With Blue Pearl's User Grey Cell™ (UGC) methodology, CDC issues across boundary interfaces can be identified before they become an issue.

- The Visual Verification suite release contains FPGA vendor UGC models
- UGC easy to create from data book
- Automated User Grey Cell editor steam lines development



**User Gray Cell**