At EDSFair, Blue Pearl Demos FPGA Design Tools for RTL Signoff, Presents on Overcoming Timing Challenges

Who

Blue Pearl Software, the provider of EDA software that accelerates RTL signoff for FPGA designs

What

Demonstrations of the <u>newest version</u> of the <u>Blue Pearl Software Suite</u> at <u>EDSFair</u> and a presentation on *Overcoming the Timing Challenges of Advanced FPGA Designs*

When/Where

Presentation 11:00 to 11:45, November 15 EG-1

<u>Demonstrations</u> November 15 and 16 Booth D-45

Pacifico Yokohama, Japan

More Information

To schedule an evaluation, meeting or demo, <u>please click here</u>. For more information, please visit the Blue Pearl <u>website</u>. For more information about EDSFair, please visit http://www.edsfair.com/e/

For information, on Blue Pearl's longest path analysis, please <u>click here</u> to read our article <u>Find and Analyze the Longest Combinational Paths, Meet Performance Goals</u>.

For information on how Blue Pearl enables SoC RTL analysis, <u>click here</u> to read our white paper, <u>RTL analysis for complex FPGA designs using a Grey Cell methodology</u>.

About the Blue Pearl Software Suite for FPGA RTL Signoff

The <u>Blue Pearl Software Suite</u> works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification EnvironmentTM makes it easy to use.

The company's collaboration with Synopsys offers an optimized flow that works with Synopsys' Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys' synthesis flow.

About Blue Pearl Software

Blue Pearl Software, Inc. is a member of the <u>ARM Connected Community</u>, and provides EDA software that accelerates RTL signoff for FPGA designs. The <u>Blue Pearl Software Suite</u> checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDCs) to improve Quality of Results (QoR) and reduce design risks.

Visit Blue Pearl Software at http://www.bluepearlsoftware.com.

Georgia Marszalek, ValleyPR LLC for Blue Pearl Software, +1-650.345.7477, Georgia@ValleyPR.com

Acronyms

CDC: Clock Domain Crossing
EDA: Electronic Design Automation
FPGA: Field Programmable Gate Array

QoR: Quality of Results
RTL: Register Transfer Level
SDC: Synopsys Design Constraints

SoC: System-on-Chip

Visual Verification Environment is a trademark of Blue Pearl Software, Inc. All other trademarks are property of their respective owners.