



Analyze RTL

Overview

The Blue Pearl Solutions' Visual Verification Suite provides enhanced Lint, Debug, Clock Domain Crossing (CDC) and automated SDC generation flows to accelerate RTL Verification. Analyze RTL™ provides RTL linting combined with a powerful debug environment with the industry's fastest bug find/fix rate to quickly identify critical design issues, up front, streamlining simulation and synthesis while improving overall quality of results.

Key Benefits

Modern ASICs, SoCs and FPGAs routinely have millions of gates with memories, transceivers, third party IP and processor cores. RTL issues can be time consuming and complex to debug in the lab and through simulations. To reduce verification and debug times, designers need tools that can identify problems quickly before simulation and synthesis, and definitely before spending time in the lab.

Key Features

Analyze RTL accelerates RTL verification and debug:

Fast and meaningful results with tool Setup Wizard

Welcome Please fil ou	t the form to request	a new license.		
Business Name:	Blue Pearl Software			
First Name:	Rtf	Last Name:	Engineer	
Address 1:	4699 Old Ironsides	Dr.		
Address 2:				
Citys	Santa Clara	State:	CA	
Zp Code:	95054	Country:	USA	
Email Address:				
Primary Node ID	(MAC address)	18-03-19-	40-FB-C1	
Select Product:		68-94-200		
O ACE O	Analyze SDC 🔹 CDC+SI	68-94-10 0	0A-1C-88	
Additional Notes:	Add any additional	information here		
[11] er		rk for a competitor o on behalf or for the	f flive Pearl Sof benefit of a cor	tware, nor am I spettor of Blue Pearl


- Check IEEE Verilog/System Verilog & VHDL language specification compliance and syntax
- Configure checks along with standard checks, STARC, RMM, and Xilinx[®] UltraFast[™] Design Methodology

- Use the GUI to streamline debug; integrated RTL, schematics, and message viewer
- Use easy debug message sorting, filtering and waiving to pinpoint problems
- Automated flow with Tcl-based Command Line Interface (CLI), and re-usable message waiver file

Identify Design Issues Quickly

The Visual Verification Suite's Analyze RTL enables users to debug design issues quickly using intelligent sorting and message filtering.

- Low Noise
- Check customization for specific design style
- Easy setup
- Waiver migration




96	blew.								
9	4 1		1 24						
lapor!	Destan Any	is see The Pile	v 28.12.11	41.0015 *					
-	Accession M	-0001-100	A.2 10	rive Descary: C Name bill/Do	control Theolog	Territo Territore	and and the face of		
				Could Developmentation (be)					
+ Carth		•1•• II •1•• II	0743 14 (826.30 (763.30 (763.30 (763.30)	C.VHI 11. PDF_BAS_LITE_21; HDE215_1 Burget_PSATS C.Start 1 Species Jonation C.Start 1 Species Jonation 10. Automation 10. H	i impos	enne (lings,) i i (propi)	ny,i i qequ,ete	$\label{eq:states} \begin{array}{llllllllllllllllllllllllllllllllllll$	
Serv			iges: 1632						
	die Ooss Pro Message	ong to RTL?		File Name		Module Name	Object Name	Message	
26	die Ooss Pro	ing to RTL?			Line Number		Object Name		
190	die Ooss Pro Message	ang to RTL? ID STM		file Name	Lise Number 25		Object Name slow_te_fast_recp.da	Message	
2 65 199 200	die Oren Pro Message W-8PS-005	ing to RTL2 ID STA	AC lafo	File Name seuros/veileg/dex_bs_fm	User Number 25 33		Object Name slow_in_fust_recy.ds slow_in_fust_recy.its	Message Asynchronous preset/clase used with register slow_in_fest_recp.detail().	0
199 200 201	die Orea Pro Message w 495-005 w 495-005	ang to KTL2 ID STM	AC lefe	File Name reserviveleg idea (o. fm. reserviveleg idea (o. fm.	Une Number 25 33	Module Natur	Object Name stor, to first, mcp. da. stor, to first, mcp. da down to first, mcp. at.	Wessage Asynchronous prest/clear used with register slow_in_fait_recp.dtail[1. Asynchronous prest/clear used with register slow_in_fait_recp.sts.	
199 200 201 202	die Orea Pro Message w 875 005 w 875 005	engito KTL7 ID STM I I I I I I I I I I I I I I I I I I I	AC lefe	File Name searce/verileg/slow_te_fe_ enarce/verileg/slow_te_fe_ tearce/verileg/slow_te_fe_	Lite Number 25 33 11 11	Module Name	Object Name stor, fr. frei, rorp.da. stor, in fast, rocp.da sonn of 200 frep.inc.	Message Asynthetical prest/Clar and with register close /s.f./set_mep.dota2E1. Asynchronous prest/Clar and with register close /s.f./st_mep.dl. Clark in out and press lateral close /spaced close /sp	1
2) 6% 199 200 201 202 203	die Oran Pro Hensage W-875-005 W-875-005 W-875-005	engite KTL2 ID STM I I I I I I I I I I I I I I I I I I I	RC 3460 C 13.22 C 13.22 C 13.23 C 13.23	The Name reservatively show (m, fm, reservatively show (m, fm, fm, reservatively show (m, fm, fm, reservatively show (m, fm, fm, fm, fm, fm, fm, fm, fm, fm, f	10e Namber 25 33 213 213 13	Module Name	Object Name slow_friet_mop.ats slow_friet_mop.ats demo.or.200_friet_mo demo.or.200_friet_mo demo.or.200_friet_mo	Wexage Asynchronous press/cher sol with registure show, try first, way adre 20, Asynchronous press/cher sol a site in optime show, try fact, may adre 20, Cher an est invest part and solar cher y web and being specific des press the Gate on est invest parts dans ad 200 (pp) with ad 200 (pp out 200), preps 200	1 15
2) 65 199 200 201 202 203 203 204 4	die Orea Pro Hensage W-875-005 W-875-005 W-875-005 I-875-0114 W-875-0114	ID STAR ID STAR I III I IIII I IIIII I IIII I IIIII I IIIII I IIIII I IIII I IIIII I IIIIII	AC 3460 C 13 221 C 13 221 C 13 23 C 13 23	The Name control verifysition, to, fee, control verifysition, to, fee, match verifysitiation, to, fee, match verifysitiation, to, fee, match verifysitian, to, fee, match verifysitiation, to, fee, match verifysitiation, to, fee,	Une Number 25 33 11 12 13 15 760 *	Module Name of 200 garger of 200 garger slow-to-fast yn. of 200 get	Object Name slow, in first, rocy da. slow, in first, rocy da. slow, in first, rocy da. dama.org 200, inp. ins. dama.org 200, inp. ins.	Nexusy Anythenese positivities and with register should, the may defailed. Applichements possitivities and with register should, the may defail and the structure positivities and the structure of the structure posi- ders are structure positivities and the structure positivities that any and the structure of the structure positivities and the structure broading from shot the structure posi- tive structure broading from shot the state shot, but the the structure broading from shot the structure pos-	1 15
20 55 200 200 200 200 200 200 200	die Orea Pro Hessage W 4875-005 W 4875-005 W 4875-005 3-875-0114 W 4875-0114 W 4875-0114	10 5194 10 5194 1 10 10 1 10 1 10 1 10 1 10 1 10 1 10	AC Info (1112) (1122) (1222) (File Name novers/writegidew_ts_fan. novers/writegidew_ts_fan. Institu/writegi/statte_pyt novers/writegided286_gan. novers/writegidew_ts_fan.	Lite Number 25 33 213 213 213 214 214 214 214 214 214 214 214 214 214	Module Name of 200 garger of 200 garger slow-to-fast yn. of 200 get	Object Name slow, in first, rocy da. slow, in first, rocy da. slow, in first, rocy da. dama.org 200, inp. ins. dama.org 200, inp. ins.	Nexusy Anythenese positivities and with register should, the may defailed. Applichements possitivities and with register should, the may defail and the structure positivities and the structure of the structure posi- ders are structure positivities and the structure positivities that any and the structure of the structure positivities and the structure broading from shot the structure posi- tive structure broading from shot the state shot, but the the structure broading from shot the structure pos-	1 16

Finite State Machine Analysis

Rather than writing exhaustive simulation test benches to validate their finite state machines (FSMs), designers can use the FSM analysis capability within Analyze RTL. With minimal effort, designers can

- Extract FSMs from their RTL
- Find dead or unreachable states
- Generate easy to read bubble diagrams to better visualize FSMs



RTL Checks for High Speed Designs

It is important to find as early as possible RTL coding that prevents the design from getting desired speed. In FPGAs, because of their more constrained fabric than ASIC, certain types of structures cause slow downs. Rather than wait for synthesis or static timing analysis results, Analyze RTL users can easily identify:

- High fanout nets
- Deeply nested "if-then-else" statements
- Long logic paths
- Reset methodology, Async/sync

e										
) A &	8 R	s								
eport:										
lesign Sumr	Table	Text								
locks ated Clocks	Report Name: If/Then/Else Lengths Created: Thu Jun 11 16:47:34 2015 Sort Order: Length L, Conditional Size L, Module Name t Clear Sor									
Equivalent C	Enable Cross Probing to RTL?									
dvanced CI lets	Module Name		Conditional Conditional Size		e ITE Type	Length				
orts atches	1	or1200_alu	a[31]	1	Question Mark-Colon	-				
FFs	2	or1200_mult_mac	rst	1	lf-then-else	6				
ounters Rep bject Coun	3	or1200_ic_fsm	Module: or1200	_mult_mac	lf-then-else	5				
ierarchical Iodule Infor	4	or1200_dc_fsm	-		If-then-else	4				
arameter Re /Then/Else	5	or1200_qmem_t	-	Browser	If-then-else	4				
SM Informa	6 au1200 amam 4				lf-then-else	4	-			
eaister Cloc	Filename: C:/Users/billg/				tions/Default/source/verilog/or 1200_mult_mac.v					
Muxes Drivin BPS VDB Infc IO Constrain Clock Constr Cyclic Signal Pulse Genera RAM Licenses Runtime Log Disabled Coc Source Lines	231 CHI View in Schematic 232 CHI View in Schematic 233 // 234 // 235 /// 236 // 237 // 238 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 239 // 301 else if (spr_maclo.ve) 302 else if (spr_maclo.ve) 303 else (ds 32) 304 max cf (ds 32) 305 else (ds 32)									

Contact us:

www.bluepearlsoftware.com +1(408) 961 0121 sales@bluepearlsoftware.com