“We use Create to generate timing exceptions for our challenging design blocks for Palmchip SoC Platform and IP blocks and have found that Create runs very fast and produces accurate constraints at RTL.”

“At Fujitsu, we use Analyze RTL Analysis from Blue Pearl Software to find bugs in the netlist early when they are easier to fix. From our experience, we can find bugs that could potentially save a tapeout.”